Programmable Array Logic

Results: 262



#Item
51Briton EMS  Conor Hogan, test team leader at Briton EMS www.xjtag.com

Briton EMS Conor Hogan, test team leader at Briton EMS www.xjtag.com

Add to Reading List

Source URL: www.xjtag.com

Language: English - Date: 2009-02-10 05:37:57
52ChipDesigner% CUPL compatible $BIT Window NT based EDA Tool for Programmable Logic  Logical Devices. Inc. announces a new fully integrated design tool for PLD and FPGA’s for the Windows NT platform

ChipDesigner% CUPL compatible $BIT Window NT based EDA Tool for Programmable Logic Logical Devices. Inc. announces a new fully integrated design tool for PLD and FPGA’s for the Windows NT platform

Add to Reading List

Source URL: www.logicaldevice.com

Language: English - Date: 2013-08-02 21:36:02
53Lattice ispEXPERT  TM Design Solutions for the Universe of ISP PLDs TM

Lattice ispEXPERT TM Design Solutions for the Universe of ISP PLDs TM

Add to Reading List

Source URL: www.kolter.de

Language: English - Date: 2000-11-12 14:42:23
54by Stephen A. Edwards  Retrocomputing on an FPGA Reconstructing an 80’s-Era Home Computer with Programmable Logic The author reconstructs a computer of his childhood, an Apple II+.

by Stephen A. Edwards Retrocomputing on an FPGA Reconstructing an 80’s-Era Home Computer with Programmable Logic The author reconstructs a computer of his childhood, an Apple II+.

Add to Reading List

Source URL: www.cs.columbia.edu

Language: English - Date: 2009-01-12 11:25:59
55Datasheet  Synphony C Compiler High-Level Synthesis from C/C++ to RTL  Overview

Datasheet Synphony C Compiler High-Level Synthesis from C/C++ to RTL Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-11-07 14:31:02
56GP-400  Optimum programming for each individual device!  Stand Alone/USB Universal Programmer

GP-400 Optimum programming for each individual device! Stand Alone/USB Universal Programmer

Add to Reading List

Source URL: www.needhams.com

Language: English - Date: 2013-10-31 11:30:16
57C:/Documents and Settings/BrianB/Desktop/Notes/work/HASH-Sha3/round 2/FPGA_examination/FPGA analysis - wout code/FPGAAnalysis.dvi

C:/Documents and Settings/BrianB/Desktop/Notes/work/HASH-Sha3/round 2/FPGA_examination/FPGA analysis - wout code/FPGAAnalysis.dvi

Add to Reading List

Source URL: eprint.iacr.org

Language: English - Date: 2009-12-07 08:44:55
58Power and Timing Side Channels for PUFs and their Efficient Exploitation Ulrich R¨uhrmair, Xiaolin Xu, Jan S¨olter, Ahmed Mahmoud, Farinaz Koushanfar, Wayne Burleson Abstract—We discuss the first power and timing sid

Power and Timing Side Channels for PUFs and their Efficient Exploitation Ulrich R¨uhrmair, Xiaolin Xu, Jan S¨olter, Ahmed Mahmoud, Farinaz Koushanfar, Wayne Burleson Abstract—We discuss the first power and timing sid

Add to Reading List

Source URL: eprint.iacr.org

Language: English - Date: 2013-12-20 06:36:55
59Accelerating Deep Neural Networks on Mobile Processor with Embedded Programmable Logic Aysegul Dundar*, Jonghoon Jin*, Vinayak Gokhale*, Bharadwaj Krishnamurthy, Alfredo Canziani, Berin Martini and Eugenio Culurciello  P

Accelerating Deep Neural Networks on Mobile Processor with Embedded Programmable Logic Aysegul Dundar*, Jonghoon Jin*, Vinayak Gokhale*, Bharadwaj Krishnamurthy, Alfredo Canziani, Berin Martini and Eugenio Culurciello P

Add to Reading List

Source URL: www.teradeep.com

Language: English - Date: 2015-03-07 08:16:34
60Random Switching Logic: A Countermeasure against DPA based on Transition Probability Daisuke Suzuki1 , Minoru Saeki1 , and Tetsuya Ichikawa2 1  Mitsubishi Electric Corporation, Information Technology R&D Center,

Random Switching Logic: A Countermeasure against DPA based on Transition Probability Daisuke Suzuki1 , Minoru Saeki1 , and Tetsuya Ichikawa2 1 Mitsubishi Electric Corporation, Information Technology R&D Center,

Add to Reading List

Source URL: eprint.iacr.org

Language: English - Date: 2004-12-03 04:28:45